Applied Formal Verification: For Digital Circuit Design
Lieferbar innert 2 Wochen
BeschreibungFormal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve real-world design problems.
Contents: Simulation-Based Verification * Introduction to Formal Techniques * Contrasting Simulation vs. Formal Techniques * Developing a Formal Test Plan * Writing High-Level Requirements * Proving High-Level Requirements * System Level Simulation * Design Example * Formal Test Plan * Final System Simulation
Chapter 1: Introduction to Verification
Chapter 2: Verification Process
Chapter 3: Current Verification Techniques
Chapter 4: Introduction to Formal Techniques
Chapter 5: Formal Basics and Definitions
Chapter 6: Property Specification
Chapter 7: The Formal Test Plan Process
Chapter 8: Techniques for Proving Properties
Chapter 9: Final System Simulation
APPENDIX A: IEEE 1850 PSL PROPERTY SPECIFICATION LANGUAGE
APPENDIX B: IEEE 1800 SYSTEM VERILOG ASSERTIONS
Douglas L. Perry is the Director of Marketing for Virtutech, Inc. He is the author of four editions of McGraw-Hill's VHDL. He lives in San Ramon, California.
Harry D. Foster serves as Chairman of the Accellera Formal Verification Technical Committee, which is currently defining the PSL (Property Specification Language) standard. He is co-author of the new Kluwer Academic Publishers book Assertion-Based Design. The Chief Methodologist at Jasper Design, Mr. Foster formerly was Verplex Systems' Chief Architect. He lives in Richardson, Texas.
Untertitel: 'Electronic Engineering'. New. Sprache: Englisch.
Verlag: MCGRAW HILL/IRWIN PROFESSIONAL
Erscheinungsdatum: Mai 2005
Seitenanzahl: 240 Seiten